Rex HalfVulpes · He/Him
0 followers · 0 following
Repositories
16
 Projects Code Public activity Starred repositories
Filter
Sort
GLM-5.3-Kernels
Python 0 0
Titan GLM-5.3 SM80 GA100 A100 170HX kernels GPUs 4–7, 70 SM per device, compute capability 8.0, TP4. Model: 512-dimensional NoPE MLA, 16 query heads per rank, 2176 index slots including pooled-tail padding. Target context: 262144 tokens.
Updated 2026-09-12 13:28:05 -04:00
OneClickWireguard
Shell 0 0
A simple, quick, one-click installation script of WireGuard
Updated 2026-07-27 19:39:12 -04:00
cpufrequencydisplay
Python 0 0
Ubuntu cpu frequency display script especially optimized to many NUMA and cores system
Updated 2026-07-27 19:24:23 -04:00
HelloWorld
C 0 0
Updated 2026-07-26 21:31:44 -04:00
halfvulpes.github.io
HTML 0 0
HalfFox's Website
Updated 2026-07-26 21:31:42 -04:00
CommonCtil
C 0 0
CommonCtil is a C library which contains basic data-structure, algorithms, and etc.
Updated 2026-07-26 21:31:40 -04:00
vins-fusion-cv4
C++ 0 0
vins-fusion opencv 4 modified version
Updated 2026-07-26 21:31:38 -04:00
code_utils
C++ 0 0
code_utils opencv 4 and ros noetic version
Updated 2026-07-26 21:31:36 -04:00
mast3r
Python 0 0
Grounding Image Matching in 3D with MASt3R
Updated 2026-07-26 21:31:34 -04:00
imu_utils
C++ 0 0
A ROS package tool to analyze the IMU performance.
Updated 2026-07-26 21:31:32 -04:00
rog-map
C++ 0 0
My modified ROG-Map
Updated 2026-07-26 21:31:31 -04:00
depthanyv2
Python 0 0
Updated 2026-07-26 21:31:29 -04:00
IGEV-plusplus
Python 0 0
My IGEV-plusplus
Updated 2026-07-26 21:31:26 -04:00
RISC-V-CPU
Tcl 0 0
Patched Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
Updated 2026-07-26 21:31:19 -04:00
Foxden-risc-v
C 0 0
Updated 2026-07-26 21:31:18 -04:00